# A new structure for reducing the number of MEMS switches used in six-bit DMTL phase shifters

# Abdolreza Gharehkhani<sup>1, 2</sup>, Ebrahim Abbaspour-Sani<sup>1, 3</sup>

Abstract. In this paper, a new structure is proposed for a six-bit DMTL phase shifter in which the number of micro-electro mechanical system (MEMS) switches is reduced from 63 to 29. This is done through designing three different kinds of MEMS switches, which are capable of doing different phase shifts, instead of using identical switches. The reduction of the number of switches results in decreasing the die-size of the phase shifter and as a result in amount of loss and the production cost. In order to match the proper impedance along CPW line, all three kinds of the MEMS switches have been designed so that their impedances in up and down states are identical. The structure is calculated and simulated at 16 GHz using HFSS and COMSOL softwares. According to calculation and simulation results, for all phase states, the return loss is better than -11.4 dB and maximum phase error is  $1.7^{\circ}$ . Although three different structure size is  $1.6 \times 21 \text{ mm}^2$  and the surface micromachining process is proposed for the phase shifter fabrication.

Key words. Micro-electro mechanical system, phase shifter, shunt capacitive switch, actuation voltage, switching time.

# 1. Introduction

Phase shifters are one of the prominent components of Phased Array Antenna Systems. Phased Array Antenna Systems have widespread application in military industry, remote communication and radar [1–3]. Today phase shifters are produced through usage of ferrite materials, field effect transistors, p-i-n diodes, and microelectro mechanical systems (MEMS) technology [4]. Among these, phase shifters which are produced using MEMS switches [5] have gained widespread acceptance because of their low loss in Radio Frequency (RF).

<sup>&</sup>lt;sup>1</sup>Department of Electrical Engineering, Urmia University, Urmia, Iran

<sup>&</sup>lt;sup>2</sup>E-mail: a.gharekhani@urmia.ac.ir

<sup>&</sup>lt;sup>3</sup>E-mail: e.abbaspour@urmia.ac.ir

There are mainly four kinds of MEMS phase shifters [4]: reflect line [6], loaded line [7], switched line [8–10] and distributed MEMS transmission line (DMTL) [11–13]. According to their applications each of them has its own advantages and disadvantages. DMTL phase shifters are produced using shunt capacitive switches which are located periodically on coplanar wave guide (CPW) or micro strip transmission lines.

In DMTL phase shifters a DC bias voltage is applied to shunt capacitive switches of a number of required bits and the capacitance between switches and line changes hence the impedance of line alters, by varying the line impedance the phase of signal passing though the CPW line alters.

In [11], the designed two-bit Ka band DMTL phase shifter, the structure consists of a high impedance line capacitively loaded by the periodic placement of series MEMS switches and MIM or MAM capacitors. The structure is fabricated with 21 MEMS switches in which 7 of switches are devoted to the first bit and rest of them to the second one. The distance between switches is 400  $\mu$ m . Each switch is capable of 12.857 ° phase shift, 90 and 180 degrees is shifted by turning the first and second bit's switches on, respectively.

A lot of switches are used in high accuracy DMTL phase shifters. Usually 63 identical MEMS switches with shift phase of  $5.625^{\circ}$  are used in a six-bit DMTL phase shifter  $(1 \times .5625^{\circ}/2 \times 5.625^{\circ}/4 \times 5.625^{\circ}/8 \times 5.625^{\circ}/16 \times 5.625^{\circ}/32 \times 5.625^{\circ})$ . It is probable that one of the switches becomes defective during fabrication process and does not work properly. Also, an increase in number of the switches used in the phase shifter results in an increase in length of the phase shifter and as a result an increase in loss and production cost. In designing a six-bit DMTL phase shifter decreasing number of switches which leads to a smaller size is a very prominent issue for designers.

In [12] a new structure is presented for a six- bit DMTL phase shifter for Ka band which contains just 32 switches instead of 63 switches. They have presented a new switch which is capable of altering the phase of signal for two different values  $(5.625^{\circ} \text{ and } 11.25^{\circ})$ . These switches require two different actuation voltages for each state.

In this paper, a new structure for a 6 bit phase shifter in Ku band is proposed. Three different switches have been used for 5.625, 11.25 and 12.857 degrees phase shifts. Doing this, number of switches is reduced from 63 to 29. Number and kind of switches which are used in the first to sixth bit are, respectively, as follows:  $1\times.5625^{\circ}/1\times11.25^{\circ}/2\times11.25^{\circ}/4\times11.25^{\circ}/7\times12.857^{\circ}/14\times12.857^{\circ}$ . Identical actuation voltages and identical switching times are used for all switches and a simple fabrication process has been proposed which will be discussed in details in the following sections.

#### 2. Structure of the proposed phase shifter

The DMTL phase shifter consists of a high impedance  $(>50 \Omega)$  CPW transmission line and MEMS shunt switches that are loaded by periodic placement of variable capacitance [8]. Shunt capacitive switches with predefined spacing are called unit cells. Electrical model of the unit cell is depicted in Fig. 1, which consists of variable shunt capacitor,  $C_{\rm b}$  of the bridge, per unit length capacitance,  $L_{\rm t}$  and  $C_{\rm t}$  are the per unit inductance and capacitance of the unloaded line with impedance  $Z_0$  respectively. Also there is a line loaded with MEMS switches in series with lumped element capacitors ( $C_{\rm s}$ ).




Fig. 1. The lumped model of a DMTL constructed using a CPW line

The phase shift of the distributed MEMS phase shifter can be expressed as [13, 14]

$$\Delta \emptyset = \omega \sqrt{L_{\rm t} C_{\rm t}} \left( \sqrt{1 + \frac{C_{\rm bdown}}{SC_{\rm t}}} - \sqrt{1 + \frac{C_{\rm bup}}{SC_{\rm t}}} \right) \,, \tag{1}$$

The proposed DMTL phase shifter is composed of a CPW line and 29 shunt capacitive switches which are depicted in Fig. 2.




Fig. 2. Total structure of a six-bit phase shifter with 29 switches

Each switch in Fig. 2 is a fixed-fixed beam in up and down states. There is a series capacitor between anchors of the bridges and ground  $C_s/2$ ). The equivalent capacitors of  $C_s/2$  and bridge capacitance in up and down states are named  $C_{up}$  and  $C_{down}$ , respectively. It is worthy to note that in down state the bridge capacitance increases to picofarad (pF) range and the equivalent becomes  $C_s$ . In the proposed design, there is one MEMS switch with 5.625° shift phase for the first bit, seven MEMS switches with 11.25° shift phases for the second to fourth bits, and twenty one MEMS switches with 12.857° shift phases for the fifth and sixth bits. In Fig. 3, all three kinds of the designed switches for 5.625°, 11.25° and 12.857°, the shift phases are shown in both up and down states.

The switches in phase shifter in up and down states vary the impedance of the




Fig. 3. 3D view of switches in up and down states

line, which changes the return loss of the CPW. Impedance mismatch in DMTL phase shifter leads to return loss, if  $R_{\rm Lmax}$  is named maximum return loss, the governing equation for reflection coefficient being

$$\Gamma_{\rm in} = 10^{\frac{R_{\rm Lmax}}{20}},\tag{2}$$

In ideal conditions the return loss has to be less than  $-10 \,\mathrm{dB}$ ,  $S_{11} \leq -10 \,\mathrm{dB}$ ). To achieve this criteria, the return loss of each switch is considered to be  $-16 \,\mathrm{dB}$ ,  $(R_{\mathrm{Lmax}} = -16 \,\mathrm{dB})$ . So the impedances of the switch in up and down states can be calculated through the following equations [13]:

$$\Gamma_{\rm in} = 10^{-\frac{16}{20}} = 0.1585\,,\tag{3}$$

$$Z_{\rm Lup} = 50 \sqrt{\frac{1 + \Gamma_{\rm in}}{1 - \Gamma_{\rm in}}} = 58.67\,,\tag{4}$$

$$Z_{\rm Ldown} = 50 \sqrt{\frac{1 - \Gamma_{\rm in}}{1 + \Gamma_{\rm in}}} = 42.61.$$
 (5)

So the line impedance in up state must be less than 59  $\Omega$  and for down state has to be higher than 42  $\Omega$ . In this work the up and down impedances for all designed switches are considered to be 58.14 and 43  $\Omega$ , respectively. This results in a proper impedance matching in length of CPW line and among the switches. The phase shift by each switch and distance between them is formulated in in the equations

$$\Delta \emptyset = \frac{s \omega Z_0 \sqrt{\varepsilon_{\rm r,eff}}}{c} \left( \frac{1}{Z_{\rm Lup}} - \frac{1}{Z_{\rm Ldown}} \right) \frac{\text{degree}}{\text{section}} \,, \tag{6}$$

$$s = \frac{Z_{\rm Ldown}C}{\pi f_{\rm B} Z_0 \sqrt{\varepsilon_{\rm r,eff}}} \text{ meters}, \qquad (7)$$

where S is the spacing between switches or length of unit cells, C is speed of light  $(3 \times 10^8 \text{ m/s}, \text{ and } \varepsilon_{r,\text{eff}} \text{ is effective dielectric constant.}$  By substituting  $Z_{\text{Lup}} \times Z_{\text{down}} =$ 

2500. Equation (1) is now rewritten as equation:

$$\Delta \emptyset = \frac{360 f_0}{f_{\rm B} 2500 \pi} (Z_{\rm Ldown}^2 - 2500) \frac{\text{degree}}{\text{section}}$$
(8)

and

$$\varepsilon_{\rm r,eff} = 1 + \frac{\varepsilon_{\rm r} - 1}{2} \,.$$
(9)

The Bragg frequency  $(f_B)$ , the frequency at which the characteristic impedance of the line goes to zero, causes the entire power to reflect back. The up-state inductance–capacitance (LC) resonant frequency of the MEMS bridges is between 300 and 600 GHz in the DMTL case, which is very high. Therefore, the operation is generally limited by the Bragg frequency of the loaded line. For linearity consideration  $f_B \geq 2.2f_0$ , where  $f_0$  is the operating frequency [13].

Capacitance value of the switches can be determined by equations [13]

$$C_{\rm Lup} = \frac{\left(Z_0^2 - Z_{\rm Lup}^2\right) Z_{\rm Ld}}{Z_0^2 Z_{\rm Lup}^2 \pi f_{\rm B}} \, [{\rm F}] \,, \tag{10}$$

$$C_{\rm r} = \frac{Z_{\rm Lup}^2}{Z_{\rm Ldown}^2} \frac{\left(Z_0^2 - Z_{\rm Ldown}^2\right)}{\left(Z_0^2 - Z_{\rm Lup}^2\right)} \, [{\rm F}] \,, \tag{11}$$

$$C_{\rm s} = C_{\rm Ldown} = C_{\rm r} C_{\rm Lup} \, [{\rm F}] \,, \tag{12}$$

$$C_{\rm bup} = \frac{C_{\rm s} C_{\rm Lup}}{C_{\rm s} - C_{\rm Lup}} \, [\rm F] \,. \tag{13}$$

The substrate is supposed to be quartz of  $\varepsilon_{\rm r} = 3.78$ ,  $\varepsilon_{\rm r,eff} = 2.37$ . Impedance  $Z_0$  is considered to be 94  $\Omega$ , so that the width of signal line W and spacing between line and ground is 128 and 129 micrometers. Specifications of three types of switches (5.625, 11.25 and 12.857 deg) are given in Table 1.

Table 1. The results for the three types of switches used in the proposed phase shifter

Parameter	Switch type 1	Switch type 2	Switch type 3
$\Delta \emptyset$ (degree)	5.625	11.25	12.857
$f_{\rm B}~({\rm GHz})$	85	42.5	37.2
$S~(\mu m)$	334	668	763
$Z_{\rm L_{down}}$ ( $\Omega$ )	43	43	43
$C_{\rm L_{up}}$ (fF)	29.5	59	67.43
$C_{\rm s}~({\rm fF})$	69	138	1583
$C_{\mathrm{bup}}$ (fF)	51.5	103	118
$w{\times}W~(\mu m^2)$	$57 \times 120$	$118 \times 120$	$135 \times 120$

Considering data in Table 1, it is clear that the values of  $C_{\rm bup}$  and  $C_{\rm S}$  of the second type switch are twice as much as the values of  $C_{\rm bup}$  and  $C_{\rm S}$  of the first type switch. Also the  $C_{\rm bup}$  and  $C_{\rm S}$  values of the third type switch are 2.285 times as much as  $C_{\rm bup}$  and  $C_{\rm S}$  values of the first type switch. To reach the determined values, width of the bridge of the second and third type switches are taken 2 and 2.3 times longer as much as the width of the bridge of the first type switch. As is shown in Fig. 2, the air gap (g) for all bridges is considered 1.5 µm. So no extra step is added to fabrication process while the size of the DMTL phase shifter is decreased noticeably. Length of each unit cell or the distance between the switches for shift phases of 5.625°, 11.25° and 12.857° are 334 µm, 668 µm and 763 µm. So the total structure size becomes 21 mm which is illustrated in Fig. 4.




Fig. 4. Top view of the proposed six-bit DMTL phase shifter

#### 3. Performance analysis of the phase shifter

Simulation results could be classified into two categories. First electromagnetic simulation is carried out by HFSS software. Pull-in voltages and switching times of switches are scrutinized by COMSOL software.

#### 3.1. Analysis of electromagnetic performance

A 6-bit DMTL phase shifter is based on the  $5.625^{\circ}/11.25^{\circ}/22.5^{\circ}/45^{\circ}/90^{\circ}/180^{\circ}$  set of delay networks. In this paper, the 6-bit DMTL phase shifter is designed by  $1 \times 5.625^{\circ}/1 \times 11.25^{\circ}/2 \times 11.25^{\circ}/4 \times 11.25^{\circ}/7 \times 12.857^{\circ}/14 \times 12.857^{\circ}$  cells. By applying electrostatic force to the selected switches, their state is altered from OFF state to ON state and phase change is introduced to the signal. For example for a 241.875° phase shift, first, second, fourth and sixth bits have to be turned ON 241.875°  $\equiv$  101011.

Figures 5–7 show the simulation results of the phase shift, return loss and insertion loss for the phase states of  $0^{\circ}/5.625^{\circ}/11.25^{\circ}/22.5^{\circ}/45^{\circ}/90^{\circ}/180^{\circ}/270^{\circ}/354.375^{\circ}$ . As is shown in Fig. 5 for  $000000 \equiv 0^{\circ}$  the value of phase is 81.7228 degrees and is considered to be the reference value and the rest of the phases are compared to this reference. From Fig. 5, the phase error at 16 GHz for all phase states is smaller than 1.7°. In Figs. 6 and 7, the return loss and insertion loss for all states are better than -11.4 dB and -1.6 dB, respectively.




Fig. 5. Phase shift for phase states of 0  $^{\circ},$  5.625  $^{\circ},$  11.25  $^{\circ},$  22.5  $^{\circ},$  45  $^{\circ},$  90  $^{\circ},$  180  $^{\circ},$  270  $^{\circ},$  354.375  $^{\circ}$ 




Fig. 6. Return loss for phase states of 0  $^\circ,$  5.625  $^\circ,$  11.25  $^\circ,$  22.5  $^\circ,$  45  $^\circ,$  90  $^\circ,$  180  $^\circ,$  270  $^\circ,$  354.375  $^\circ$ 




Fig. 7. Insertion loss for phase states of 0  $^\circ$  , 5.625  $^\circ$  , 11.25  $^\circ$  , 22.5  $^\circ$  , 45  $^\circ$  , 90  $^\circ$  , 180  $^\circ$  , 270  $^\circ$  , 354.375  $^\circ$ 

## 3.2. Analysis of the mechanical performance

In mechanical analysis, the only difference between switches is the difference in the width of the bridges of shunt switches. Electrostatic force is applied between the bridge and the signal line to turn the switch ON. This is illustrated in Fig. 8. It is needed to consider electromechanical analysis including, pull-in voltage and switching speed analysis.




Fig. 8. Applying electrostatic force between signal line and bridge

3.2.1. Pull-in voltage analysis. ON voltage, which is usually named pull-in voltage, happens when the bridge is lowered as much as 1/3 of the air gap and can be expressed as [13, 14]

$$V_{\text{pull-in}} = \sqrt{\frac{8K}{27\varepsilon_0 wW}g^3},\tag{14}$$

where W is the width of signal line, w is the membrane width, g is air gap between bridge and signal line,  $\varepsilon_0 = 8.854 \times 10^{-12} \,\mathrm{F/m}$  is the dielectric constant of air and K is spring constant of fixed-fixed beam which is formulated as [13, 14]:

$$K = 32Ew\left(\frac{t}{L}\right)3 + \frac{8\sigma\left(1-\upsilon\right)wt}{L}.$$
(15)

By substituting (15) into (14), pull-in voltage of fixed-fixed beam can be rewritten as follows

$$V_{\text{pull-in}} = \sqrt{\frac{w\left(256E\left(\frac{t}{L}\right)^3 + \frac{64\sigma(1-v)t}{L}\right)}{w(27\varepsilon_0 W)}}g^3,\tag{16}$$

Here, t is the membrane thickness, L is the membrane length, E is the Young modulus of the membrane material,  $\sigma$  is the residual tensile stress and is taken as zero and 20 MPa for pull down voltage, and  $\nu$  is the Poison's ratio for the membrane material [14]. For a 1.4 µm thick electroplated Au switch (E = 79 GPa,  $\nu = 0.43$ ) with  $L = 386 \,\mu\text{m}, g = 1.5 \,\mu\text{m}$ , and  $\sigma = 5 \,\text{MPa}$ , the pull-in voltage is 14.6 V.

Although the widths of the bridges of switches used in the proposed design are different, according to equation (16), pull-in voltages for all of them are identical (the effect of bridge width (w) is eliminated). Simulation results confirm this issue that has been depicted in Fig. 9.

As it is shown in Fig.9 pull-in voltages of three switches are identical and are almost 14 V.




Fig. 9. Simulation results for Pull-in voltages of the switches used in the proposed phase shifter

3.2.2. Switching time analysis. When the electrostatic force is quite large for a small gap height, switching times are very similar in the case of constant damping. This time for beams with a small damping coefficient is obtained using equation (17) and is defined when x = g, [12, 13].

$$m_{\rm eff} \frac{\mathrm{d}x^2}{\mathrm{d}t^2} + KX = -\frac{\varepsilon_0 A V^2}{g^2} \,. \tag{17}$$

Its solution is, [13, 14]

$$t_{\rm s} = 3.67 \frac{V_{\rm p}}{V_{\rm s}\omega_0} \,,$$
 (18)

where

$$\omega_0 = \sqrt{\frac{K}{m_{\rm eff}}} \,. \tag{19}$$

In most cases, in a high switching speed at a reasonable voltage level, the applied voltage is  $1.3-1.4 V_{\rm p}$  [13]. The effective mass of the bridge is not equal to the actual mass of the bridge since only a portion of the bridge is moving. For the universal MEMS switches, when the load is applied to the center portion of the bridge, the effective mass is considered to be about the 35% of total mass,  $m_{\rm eff} = 0.35 \,\mathrm{m}$ ) [12, 13]. So switching time of fixed-fixed beam can be expressed as

$$t_{\rm s} = \frac{3.67V_{\rm p}}{V_{\rm s}} \sqrt{\frac{w \, 0.35(tL\rho_{\rm Au})}{w \left[32E\left(\frac{t}{L}\right)^3 + \frac{8\sigma(1-v)t}{L}\right]}}.$$
 (20)

Although the widths w of the bridges of switches used in the proposed design

are different, according to equation (20), the switching times for all of them are identical and according to calculations are equal to 11 µs (the effect of bridge width is eliminated in equation (20) and  $\rho_{\rm Au} = 19320 \,\rm kg/m^3$ ). Simulation results confirm this issue that has been depicted in Fig. 10 (for  $V_{\rm s} = 1.3V_{\rm p}$ ).




Fig. 10. Simulation results for switching times of the switches used in the proposed phase shifter

As is shown in Fig. 10, switching times of three switches are identical and are almost  $13 \,\mu$ s. The comparison between previous works and this work is given in Table 2.

Parameter	Hayden	Liu	Topalli	Afrang	This work
Frequency (GHz)	37.7	26	15	30	16
Bit number	2	3	3	6	6
Cell number	21	14	28	32	29
Length (mm)	8.4	11	22.4	12.8	21
Min insertion loss (dB)	-2.3	-2.6	-1.9	-	-1.62
Max return loss (dB)	-11.5	-7	-10	-11	-11.4
Max phase error	1°	$8.5^{\circ}$	-	$2.1^{\circ}$	$1.7^{\circ}$
Actuation voltage (V)	20	60	16	3.4 and 6.8	14
Switching time $(\mu s)$	9	-	-	28 and 29	13

Table 2. Comparison of current state of the art DMTL phase shifters

# 4. Proposed fabrication process

The proposed phase shifter can be fabricated through surface micromachining method taking the following steps [12]: The fabrication process starts by sputtering

Cr on glass wafer and patterning it (Fig. 11a). CPW line, lower plates of MAM capacitors and bridge anchors defined in the second step are created using liftoff process by sputtering a 1.4  $\mu$ m layer of Au (Fig. 11b). Next step is silicon nitride deposition and patterning on signal line path as isolator layer (Fig. 11c). To create the gap under the bridge, it is needed to deposit and then pattern photoresist as a sacrificial layer. In fourth step in order to create the air gap, spin photoresist with thickness of 1.5  $\mu$ m is applied, and then lithography is applied to open the windows which will allow to create anchors (Fig. 11d). In the fifth step, with a set of electroplating methods and then sputtering of gold as thick as 1.4  $\mu$ m, anchors and electrodes are created (Fig. 11e). Finally, etch holes and spring structures are determined through masking and lithography, and then the photoresist (sacrificial layer) is removed through plasma ashing so that the final structure is reached (Fig. 11f).




Fig. 11. Process flow used in the fabrication of the phase shifter

### 5. Conclusion

In this paper, a new design for a six-bit DMTL phase shifter with reduced number of switches is proposed for 16 GHz applications. Although three types of switches with phase shifts of  $5.625^{\circ}$ ,  $11.25^{\circ}$  and  $12.857^{\circ}$  are employed, impedance matching is easily achieved. Employing three types of different switches led to a total size decrement to 21 mm in comparison with ordinary 6-bit phase shifters with length of 30 mm. It is worthy to note that the size can be decreased to 10 mm at 35 GHz. In this study, electromagnetic and electromechanical analysis including phase shift, return loss, insertion loss, pull-in voltage and switching speed analyses is presented. Maximum RMS phase error, maximum return loss and minimum insertion loss are 1.7 degree, -11.4 dB and -1.6 dB, respectively. Despite having three different switches, pull-in voltages and switching times in all switches are equal to 14 V and 13  $\mu$ S respectively. Calculated and simulated results of the proposed phase shifter were in a good agreement.

#### References

- [1] R. C. HANSEN: Phased array antennas. John Wiley & Sons, New Jersey, USA (2009).
- [2] H. REN: Design and application of phased array system. MSc, University Of North Texas (2013).
- [3] P. CHAWLA, R. KHANNA: A novel approach of design and analysis of fractal antenna using a neurocomputational method for reconfigurable RF MEMS antenna. Turkish Journal of Electrical Engineering & Computer Sciences 24, (2016), No. 3, 1265–1278.
- [4] F. LIN, M. WANG, M. R. ZADEH: A miniature distributed Ku-band phase shifter using tunable inductors and MEMS varactors. National Wireless Research Collaboration Symposium (NWRCS), 15–16 May 2014, Idaho Falls, ID, USA, IEEE Conference Publications (2014), 11–14.
- [5] I. ARYANIAN, A. ABDIPOUR, G. MORADI, Design fabrication and test of an X-band dual polarized aperture-coupled refectarray element for beam switching. Turkish Journal of Electrical Engineering & Computer Sciences 25, (2017), No. 1, 539–551.
- [6] S. LEE, J. H. PARK, H. T. KIM, J. M. KIM, Y. K. KIM, Y. KWON: Low-loss analog and digital reflection-type MEMS phase shifters with 1:3 bandwidths. IEEE Transactions on Microwave Theory and Techniques 52, (2004), No. 1, 211–219.
- [7] J. LOU, J. HAO, X. HU, Q. LI, P. DAI: Design and fabrication of 2-bit loaded-line MEMS phase shifter. IEEE International Conference on Microwave and Millimeter Wave Technology (ICMMT), 8–11 May 2010, Chengdu, China, IEEE Conference Publications (2010), 1652–1654.
- [8] C. D. NORDQUIST, C. W. DYCK, G. M. KRAUS, I. C. REINES, L. GOLDSMITH, D. COWAN, T. A. PLUT, F. AUSTIN, P. S. FINNEGAN, M. H. BALLANCE, T. SULLIVAN: A DC to 10-GHz 6-b RF MEMS time delay circuit. IEEE Microwave and Wireless Components Letters 16, (2006), No. 5, 305–307.
- [9] C. D. NORDQUIST, C. W. DYCK, G. M. KRAUS, C. T. SULLIVAN, F. AUSTIN IV, P. S. FINNEGAN, M. H. BALLANCE: Ku-band six-bit RF MEMS time delay network. IEEE Compound Semiconductor Integrated Circuits Symposium (CSICS), 12–15 October 2008, Monterey, CA, USA, IEEE Conference Publications (2008), 1–4.
- [10] S. DEY, S. K. KOUL: Reliability analysis of Ku-band 5-bit phase shifters using MEMS SP4T and SPDT switches. IEEE Transactions on Microwave Theory and Techniques 63, (2015), No. 12, 3997–4012.
- [11] J. S. HAYDEN, G. M. REBEIZ: Very low-loss distributed X-band and Ka-band MEMS phase shifters using metal-air-metal capacitors. IEEE Transactions on Microwave Theory and Techniques 51, (2003), No. 1, 309–314.
- [12] S. AFRANG, K. SAMANDARI, G. REZAZADEH: A small size Ka band six-bit DMTL phase shifter using new design of MEMS switch. Journal Microsystem Technologies 23, (2017), No. 6, 1853–1866.
- [13] G. M. REBEIZ: RF MEMS: Theory, design, and technology. John Wiley & Sons, Inc., New York, NY, USA (2003).
- [14] M. PURI, A. DAS, J. S. SENGAR: A novel design of monolithically integrated phased array antenna employing 4-bit DMTL phase shifter. IEEE Tenth International Conference on Wireless and Optical Communications Networks (WOCN), 26–28 July 2013, Bhopal, India, IEEE Conference Publications (2013), 1–6.

Received October 31, 2017